

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
1	BRS	L1	795	(input adj1 buffer) and (transfer adj1 gate) and (control adj1 circuit)	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/09/2 5 13:10	
2	BRS	L2	103	1 and (interface adj1 circuit)	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/09/2 5 13:27	
3	IS&R	L3	326	(257/500).CCLS.	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/09/2 5 13:44	
4	IS&R	L4	481	(257/365).CCLS.	USPA T; US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB	2004/09/2 5 13:57	

	Error Definition	Er ro rs
1		0
2		0
3		0
4		0

	Type	L #	Hits	Search Text	DBs	Time Stamp	Comments
5	IS&R	L5	359	(257/393) .CCLS.	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM TDB	2004/09/25 14:08	
6	IS&R	L6	64	(257/271) .CCLS.	USPAT; US-P GPUB ; EPO; JPO; DERW ENT; IBM TDB	2004/09/25 14:08	

	Error Definition	Er ro rs
5		0
6		0